MCS®-51 INSTRUCTION SET

Table 10. 8051 Instruction Set Summary

Interrupt Response Time: Refer to Hardware Description Chapter.

| instruc | tior | ទេ ពេរ | at At | rect riag Se | ttin | gs | , |
|-------------|------|--------|-------|--------------|------|------|----|
| Instruction | | Flag | l | Instruction | | Flag | 1 |
| | С | OV | AC | | С | OV | AC |
| ADD | Х | Х | Х | CLR C | 0 | | |
| ADDC | Х | X | Х | CPL C | Х | | |
| SUBB | Х | Х | Х | ANL C,bit | Х | | |
| MUL | 0 | Х | | ANL C,/bit | Х | | |
| DIV | 0 | Х | | ORL C,bit | Х | | |
| DA | Х | | | ORL C,bit | Х | | |
| RRC | Х | | | MOV C,bit | Х | | |
| RLC | Х | | | CJNE | Х | | |
| SETB C | 1 | | | | | | |

(1)Note that operations on SFR byte address 208 or bit addresses 209-215 (i.e., the PSW or bits in the PSW) will also affect flag settings.

| Note on | instruction set and addressing modes: |
|---------|---|
| Rn | - Register R7-R0 of the currently se- |
| | lected Register Bank. |
| direct | - 8-bit internal data location's address. |

This could be an Internal Data RAM location (0-127) or a SFR [i.e., I/O port, control register, status register, etc. (128-255)].

@Ri — 8-bit internal data RAM location (0-255) addressed indirectly through register R1 or R0.

#data — 8-bit constant included in instruction.
#data 16 — 16-bit constant included in instruction.
addr 16 — 16-bit destination address. Used by
LCALL & LJMP. A branch can be
anywhere within the 64K-byte Pro-

gram Memory address space.

addr 11 — 11-bit destination address. Used by ACALL & AJMP. The branch will be within the same 2K-byte page of program memory as the first byte of the following instruction.

rel — Signed (two's complement) 8-bit offset

 Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 bytes relative to first byte of the following instruction.

bit — Direct Addressed bit in Internal Data RAM or Special Function Register.

| Mne | monic | Description | Byte | Oscillator Period |
|------------|--------------|---|--------|----------------------|
| ARITH | METIC OP | RATIONS | | |
| ADD | A,Rn | Add register to Accumulator | 1 | 12 |
| ADD | A,direct | Add direct byte to Accumulator | 2 | 12 |
| ADD | A,@Ri | Add indirect RAM to Accumulator | 1 | 12 |
| ADD | A,#data | Add immediate data to | 2 | 12 |
| ADDC | A,Rn | Accumulator Add register to Accumulator | 1 | 12 |
| ADDC | A,direct | with Carry Add direct byte to Accumulator | 2 | 12 |
| ADDC | A,@Ri | with Carry Add indirect RAM to Accumulator | 1 | 12 |
| ADDC | A,#data | with Carry Add immediate data to Acc | 2 | 12 |
| SUBB | A,Rn | with Carry Subtract Register from Acc with | 1 | 12 |
| SUBB | A,direct | Subtract direct byte from Acc | 2 | 12 |
| SUBB | A,@Ri | Subtract indirect RAM from ACC | 1 | 12 |
| SUBB | A,#data | with borrow Subtract immediate data from Acc with | 2 | 12 |
| INC | A | Increment Accumulator | 1 | 12 |
| INC INC | Rn direct | Increment register Increment direct | 1 2 | 12 12 |
| INC | @Ri | byte Increment direct | 1 | 12 |
| DEC | A | RAM Decrement | 1 | 12 |
| DEC | Rn | Accumulator Decrement Register | 1 | 12 |
| DEC | direct | Decrement direct | 2 | 12 |
| DEC | @Ri | Decrement indirect RAM | 1 | 12 |

All mnemonics copyrighted ©Intel Corporation 1980

Table 10. 8051 Instruction Set Summary (Continued)

| M | Inemonic | Description | Byte | Oscillator Period |
|------------|----------------|----------------------------------|------|----------------------|
| | | RATIONS (Continue | d) | |
| INC | DPTR | Increment Data | 1 | 24 |
| | | Pointer | | |
| MUL | AB | Multiply A & B | 1 | 48 |
| DIV | AB | Divide A by B | 1 | 48 |
| DA | Α | Decimal Adjust | 1 | 12 |
| | | Accumulator | | |
| LOGI | CAL OPERATI | IONS | | |
| ANL | A,Rn | AND Register to | 1 | 12 |
| | | Accumulator | | |
| ANL | A, direct | AND direct byte | 2 | 12 |
| | | to Accumulator | | |
| ANL | A.@Ri | AND indirect | 1 | 12 |
| | • | RAM to | | |
| | | Accumulator | | |
| ANL | A,#data | AND immediate | 2 | 12 |
| | , | data to | - | |
| | | Accumulator | | |
| ΔΝΙ | direct,A | AND Accumulator | 2 | 12 |
| -114L | all edg/ | to direct byte | _ | 12 |
| A NII | dispot # data | AND immediate | 3 | 24 |
| ANL | uirect, # uata | | 3 | 24 |
| 001 | A D- | data to direct byte | _ | 40 |
| OHL | A,Rn | OR register to | 1 | 12 |
| | | Accumulator | _ | |
| ORL | A,direct | OR direct byte to | 2 | 12 |
| | | Accumulator | | |
| ORL | A,@Ri | OR indirect RAM | 1 | 12 |
| | | to Accumulator | | |
| ORL | A, # data | OR immediate | 2 | 12 |
| | | data to | | |
| | | Accumulator | | |
| ORL | direct,A | OR Accumulator | 2 | 12 |
| | | to direct byte | | |
| ORL | direct, # data | OR immediate | 3 | 24 |
| | | data to direct byte | | |
| XRL | A,Rn | Exclusive-OR | 1 | 12 |
| - | • | register to | | |
| | | Accumulator | | |
| XRI | A,direct | Exclusive-OR | 2 | 12 |
| 11 | , .,un 00t | direct byte to | ~ | 16 |
| | | Accumulator | | |
| YRI | A.@Ri | Exclusive-OR | 1 | 12 |
| VUL | A,eni | indirect RAM to | • | 12 |
| | | Accumulator | | |
| VDI | A # data | | • | 10 |
| VUL | A, # data | Exclusive-OR | 2 | 12 |
| | | immediate data to | | |
| | | Accumulator | | |
| XRL | direct,A | Exclusive-OR | 2 | 12 |
| | | Accumulator to | | |
| | | direct byte | | |
| | direct, #data | Exclusive-OR | 3 | 24 |
| XRL | direct, # data | | | |
| XRL | Ollect, # Gata | immediate data | | |
| XRL | UH OCI, # Cala | immediate data to direct byte | | |
| XRL | A | | 1 | 12 |
| | A | to direct byte | 1 | 12 |
| | A A | to direct byte Clear | 1 | 12 12 |

| Mı | nemonic | Description | Byte | Oscillator Period | | |
|--------------------------------|----------------|----------------------------|------|----------------------|--|--|
| LOGICAL OPERATIONS (Continued) | | | | | | |
| RL | A | Rotate | 1 | 12 | | |
| | | Accumulator Left | • | | | |
| RLC | Α | Rotate | 1 | 12 | | |
| | | Accumulator Left | | | | |
| | | through the Carry | | | | |
| RR | Α | Rotate | 1 | 12 | | |
| | | Accumulator | • | | | |
| | | Right | | | | |
| RRC | Α | Rotate | 1 | 12 | | |
| | ** | Accumulator | • | | | |
| | | Right through | | | | |
| | | the Carry | | | | |
| SWAP | Δ | Swap nibbles | 1 | 12 | | |
| 011711 | 7. | within the | • | | | |
| | | Accumulator | | | | |
| DATA | TRANSFER | , .500mato | | | | |
| MOV | A,Rn | Move | 1 | 12 | | |
| | 74111 | register to | • | | | |
| | | Accumulator | | | | |
| MOV | A.direct | Move direct | 2 | 12 | | |
| 14104 | A, all equ | byte to | _ | 12 | | |
| | | Accumulator | | | | |
| MOV | A,@Ri | Move indirect | 1 | 12 | | |
| IVICV | A,GNI | RAM to | • | 12 | | |
| | | Accumulator | | | | |
| MOV | A,#data | Move | 2 | 12 | | |
| MOV | A, # uala | immediate | ~ | 12 | | |
| | | data to | | | | |
| | | Accumulator | | | | |
| MOV | Rn,A | Move | 1 | 12 | | |
| WOV | nu,A | | ' | 12 | | |
| | | Accumulator | | | | |
| MOV | Rn,direct | to register | 2 | 24 | | |
| MOV | mn,airect | Move direct | 2 | 24 | | |
| | | byte to | | | | |
| MOV | Do Adoto | register | 2 | 12 | | |
| MOV | Rn,#data | Move | 2 | 12 | | |
| | | immediate data | | | | |
| *** | alian at A | to register | 2 | 40 | | |
| MOV | direct,A | Move | 2 | 12 | | |
| | | Accumulator to direct byte | | | | |
| моч | direct,Rn | Move register | 2 | 24 | | |
| """ | direction | to direct byte | _ | 24 | | |
| MOV | direct,direct | Move direct | 3 | 24 | | |
| WOV | an ect, un ect | | J | 24 | | |
| | din 4 0 0 0 1 | byte to direct | | | | |
| MOV | direct,@Ri | Move indirect | 2 | 24 | | |
| | | RAM to | | | | |
| | | direct byte | _ | | | |
| MOV | direct, # data | Move | 3 | 24 | | |
| | | immediate data | | | | |
| | | to direct byte | | | | |
| MOV | @Ri,A | Move | 1 | 12 | | |
| l | | Accumulator to | | | | |
| 1 | | indirect RAM | | | | |

All mnemonics copyrighted ©Intel Corporation 1980

Table 10. 8051 Instruction Set Summary (Continued)

| A | Inemonic | Description | Byte | Oscillator Period |
|--------|---------------|------------------|------|----------------------|
| DATA | TRANSFER (Con | tinued) | | |
| MOV | @Ri,direct | Move direct | 2 | 24 |
| | • | byte to | | |
| | | indirect RAM | | |
| MOV | @Ri,#data | Move | 2 | 12 |
| | • | immediate | | |
| | | data to | | |
| | | indirect RAM | | |
| MOV | DPTR.#data16 | Load Data | 3 | 24 |
| | , | Pointer with a | | |
| | | 16-bit constant | | |
| MOVC | A,@A+DPTR | Move Code | 1 | 24 |
| | ., | byte relative to | | |
| | | DPTR to Acc | | |
| MOVC | A,@A+PC | Move Code | 1 | 24 |
| | ,,,,,,,,, | byte relative to | • | |
| | | PC to Acc | | |
| MOVX | ∆ @Ri | Move | 1 | 24 |
| | 7,611 | External | • | 24 |
| | | RAM (8-bit | | |
| | | addr) to Acc | | |
| MOV | A,@DPTR | Move | 1 | 24 |
| IVIOVA | A, eDF IT | External | • | 24 |
| | | | | |
| | | RAM (16-bit | | |
| MOVX | en: A | addr) to Acc | 1 | 0.4 |
| MOAY | en,A | Move Acc to | 1 | 24 |
| | | External RAM | | |
| | ADDTD A | (8-bit addr) | 1 | |
| MOVX | @DPTR,A | Move Acc to | 1 | 24 |
| | | External RAM | | |
| | | (16-bit addr) | _ | |
| PUSH | direct | Push direct | 2 | 24 |
| | | byte onto | | |
| | | stack | _ | |
| POP | direct | Pop direct | 2 | 24 |
| | | byte from | | |
| | | stack | | |
| XCH | A,Rn | Exchange | 1 | 12 |
| | | register with | | |
| | | Accumulator | | |
| XCH | A, direct | Exchange | 2 | 12 |
| | | direct byte | | |
| | | with | | |
| | | Accumulator | | |
| XCH | A,@Ri | Exchange | 1 | 12 |
| | | indirect RAM | | |
| | | with | | |
| | | Accumulator | | |
| XCHD | A,@Ri | Exchange low- | 1 | 12 |
| | • | order Digit | | _ |
| | | indirect RAM | | |
| | | with Acc | | |

| t Summary (Continued) | | | | | | |
|--|-----------------------|---------------------------|------|----------------------|--|--|
| Mnen | nonic | Description | Byte | Oscillator Period | | |
| BOOLE | AN VARIA | BLE MANIPULATION | ON | | | |
| CLR | С | Clear Carry | 1 | 12 | | |
| CLR | bit | Clear direct bit | 2 | 12 | | |
| SETB | С | Set Carry | 1 | 12 | | |
| SETB | bit | Set direct bit | 2 | 12 | | |
| CPL | С | Complement | 1 | 12 | | |
| | | Carry | | | | |
| CPL | bit | Complement | 2 | 12 | | |
| | | direct bit | _ | | | |
| ANL | C,bit | AND direct bit | 2 | 24 | | |
| ' ' ' ' - | 0,0 | to CARRY | - | | | |
| ANL | C,/bit | AND complement | 2 | 24 | | |
| \ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | O,7 Dit | of direct bit | _ | 27 | | |
| | | to Carry | | | | |
| OB! | C 64 | OR direct bit | 2 | 24 | | |
| ORL | C,bit | | 2 | 24 | | |
| | | to Carry | _ | | | |
| ORL | C,/bit | OR complement | 2 | 24 | | |
| | | of direct bit | | | | |
| | | to Carry | | | | |
| MOV | C,bit | Move direct bit | 2 | 12 | | |
| | | to Carry | | | | |
| MOV | bit,C | Move Carry to | 2 | 24 | | |
| | | direct bit | | | | |
| JC | rel | Jump if Carry | 2 | 24 | | |
| | | is set | | | | |
| JNC | rel | Jump if Carry | 2 | 24 | | |
| | | not set | | | | |
| JB | bit.rel | Jump if direct | 3 | 24 | | |
| | - | Bit is set | | | | |
| JNB | bit,rel | Jump if direct | 3 | 24 | | |
| | | Bit is Not set | - | | | |
| JBC | bit,rel | Jump if direct | 3 | 24 | | |
| | 214,101 | Bit is set & | • | | | |
| | | clear bit | | | | |
| PROGR | AM BRAN | | | | | |
| ACALL | addr11 | Absolute | 2 | 24 | | |
| AOALL | acciri | Subroutine | _ | £-7 | | |
| ł | | Call | | | | |
| LCALL | addr16 | | 3 | 24 | | |
| LOALL | audito | Long | J | 24 | | |
| | | Subroutine | | | | |
| | | Call | | • | | |
| RET | | Return from Subroutine | 1 | 24 | | |
| DET. | | | | | | |
| HEII | RETI Return from 1 24 | | | | | |
| | interrupt | | | | | |
| AJMP | addr11 | Absolute | 2 | 24 | | |
| 1 | | Jump | | | | |
| LJMP | addr16 | Long Jump | 3 | 24 | | |
| SJMP | rel | Short Jump | 2 | 24 | | |
| | | (relative addr) | | | | |

All mnemonics copyrighted © Intel Corporation 1980

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

Table 10. 8051 Instruction Set Summary (Continued)

| Mr | nemonic | Description | Byte | Oscillator Period |
|-------|-------------------------------|---|------|----------------------|
| PROGI | PROGRAM BRANCHING (Continued) | | | |
| JMP | @A+DPTR | Jump indirect relative to the DPTR | 1 | 24 |
| JZ | rel | Jump if Accumulator is Zero | 2 | 24 |
| JNZ | rel | Jump if Accumulator is Not Zero | 2 | 24 |
| CJNE | A,direct,rel | Compare direct byte to Acc and Jump if Not Equal | 3 | 24 |
| CUNE | A,#data,rel | Compare immediate to Acc and Jump if Not Equal | 3 | 24 |

| M | Inemonic | Description | Byte | Oscillator Period |
|-------|-------------------------------|---|------|----------------------|
| PROGI | PROGRAM BRANCHING (Continued) | | | |
| CJNE | Rn,#data,rel | Compare immediate to register and Jump if Not | 3 | 24 |
| CJNE | @Ri, #data,rel | Equal Compare immediate to indirect and Jump if Not Equal | 3 | 24 |
| DJNŽ | Rn,rel | Decrement register and Jump if Not Zero | 2 | 24 |
| DJNZ | direct,rel | Decrement direct byte and Jump if Not Zero | 3 | 24 |
| NOP | | No Operation | 1 | 12 |

All mnemonics copyrighted © Intel Corporation 1980